Resonant tunneling diodes (RTDs) exhibit a negative-differential-resistance (NDR) characteristic and a picosecond-level switching time (1.5 ps). The NDR characteristic provides the possibility of reducing circuit complexity and power consumption. The RTD's very fast switching characteristic provides the possibility of high-speed operation. Utilizing the RTD's characteristics, we designed and fabricated high-speed implementations of a static inverter, a three-stage ring oscillator, and basic Boolean logic gates. Using these results, we designed a 2-bit analog-to-digital converter (ADC) with reduced circuit complexity. Spice simulation proved that the designed ADC can operate at a sampling frequency of up to 10 GHz. In recent years, resonant tunneling diodes (RTDs) have been widely studied because they can achieve high-speed operation and high functionality with reduced circuit complexity and low power consumption owing to their negative differential resistance (NDR) features. After the monostablebistable transition logic element (MOBILE) was proposed, 1) the monolithic integration of RTDs and conventional transistors has attracted much attention for high-speed digital circuit applications. [2] [3] [4] [5] In this paper, we present the design, fabrication and experimental results of high-speed digital circuits using RTD/high electron mobility transistor (HEMT) heterostructure.
In recent years, resonant tunneling diodes (RTDs) have been widely studied because they can achieve high-speed operation and high functionality with reduced circuit complexity and low power consumption owing to their negative differential resistance (NDR) features. After the monostablebistable transition logic element (MOBILE) was proposed, 1) the monolithic integration of RTDs and conventional transistors has attracted much attention for high-speed digital circuit applications. [2] [3] [4] [5] In this paper, we present the design, fabrication and experimental results of high-speed digital circuits using RTD/high electron mobility transistor (HEMT) heterostructure.
To fabricate high-speed digital circuits utilizing the RTD's NDR characteristic, we integrated an AlAs/InGaAs/InAs RTD and an InAlAs/InGaAs HEMT monolithically. The epitaxial layers were grown by MBE and the devices were fabricated using optical lithography, e-beam lithography and the lift-off process. The cutoff frequency ( f T ) of the HEMT is about 170 GHz, the threshold voltage (V th ) is À0:6 V, and the maximum transconductance is about 1.05 S/mm. The peak voltage of the RTD is 0.17 V, the peak current density is 5:5 Â 10 4 A/cm 2 , and the peak to valley current ratio (PVCR) is about 9.
As operation speed increases, the interconnection lines affect circuit operation. To minimize the interconnection line effect, we used high-speed interconnection technology based on the low-k dielectric benzocyclobutene (BCB). Figure 1 shows a cross-sectional view of the fabricated IC.
The schematic of an RTD/HEMT inverter and the load line diagram are shown in Fig. 2 . When the input is low (near threshold voltage of HEMT), no current can flow through the HEMT. Because the current through the RTD is also zero, no voltage drop occurs across the RTD and the output voltage is V DD (the operation point is around A). When the input is high and the current of the HEMT is larger than the RTD's peak current, the operation point jumps to B (second positive resistance region of RTD). The dashed line shows the load line of conventional inverters. By comparing operation points B and C, the operation current of the RTDload inverter at the high input state is much lower than that of the conventional load device. Thus, the power consumption of the RTD/HEMT inverter is reduced to less than that of conventional inverters.
By cascading three-inverters, an RTD/HEMT ring oscillator is designed and fabricated. Figure 3 shows the measurement result of the fabricated three-stage ring oscillator. Because of the nonlinear characteristics of the RTD (transition from A to B through NDR region of RTD), the output waveform is not a symmetric sinusoidal wave. The oscillation frequency of the fabricated RTD/HEMT three-stage ring oscillator is 18.61 GHz. Therefore, the delay per gate is less than 8 ps. Thus, we can expect over 60 Gbps operation in digital circuits using RTD/HEMT integration technology. The measured static power consumption of the inverter is 13 mW at a power supply of 0.5 V. This value is smaller than that of the previously reported RTD/HFET inverter, and the switching delay time is about 1/7 of the previously reported result. 6) We designed Boolean logic gates using an RTD as a load element, i.e., AND, NAND, OR, and NOR. The operation principle is similar to that of conventional field effect transistor (FET)-based Boolean logic gates. However, RTDbased logic gates can achieve high-speed operation and low power consumption superior to those of FET-based logics gate on the basis of typical RTD characteristics which have been described earlier. Figure 4 (a) shows the 12.5 Gbps patterned input bit stream (11101110) and the output waveform. The output swing is about 250 mV. Because of the limitations of our measurement system, we fed logic-low-level DC voltage to one input port and fed the bit stream to another input port. Figure 4(b) shows the eye diagram of the NOR gate for 12.5 Gpbs random bit stream input data. We can see a clear eye opening for the RTD-based NOR gate at 12.5 Gbps. The measured DC power dissipation is about 30 mW, which is very low compared with that of a FET only Boolean logic gate. 7) Using the MOBILE and Boolean logic gates, we designed an ultra fast ADC with reduced circuit complexity, which is a key component in digital wireless receivers. 8) Figure 5 shows the block diagram of our proposed ADC circuit. We use the MOBILE as a threshold voltage control circuit.
1) By controlling the device sizes of HEMTs and RTDs in the load and driver of the MOBILE, we can control the threshold voltage of the MOBILE circuit. Figures 6(a) and (b) show the transfer characteristics of MOBILE up/down literals. Figure 6 (c) shows the measured output waveform for input sequence (1 0 1 0 1 1 1 0) at 12.5 Gbps with a low power dissipation of 1.7 mW.
To generate the MSB and LSB signals of the ADC, we designed three threshold control circuits, two up literals (for MSB the threshold voltage is V TM and for LSB V T1 ) and one the down literal with the threshold voltage V T2 . By combining the up literal with the threshold voltage V T1 and down literal with the threshold voltage V T2 using AND circuits, we can generate a literal signal that is HIGH when input is between V T1 and V T2 . Using the newly proposed topology, we need only 13 active devices: 5 HEMTs and 8 RTDs. The device count is much smaller than that of the previously reported 2-bit ADC fabricated using RTD/ HEMT integration technology (28 active devices were used). 9) Figure 7 shows the HSPICE simulation result of the ADC at a 10 GHz sampling frequency.
We monolithically integrated InP-based RTDs and HEMTs using a conventional process. We designed and fabricated a static inverter and a three-stage ring oscillator using RTDs as load elements. The oscillation frequency is 18.61 GHz with a very low DC power consumption of 13 mW/gate. We can expect over 60 Gbps operation in digital circuits using RTDs as load elements on the basis of this result. We also designed and fabricated Boolean logic gates using RTDs as load elements. The measurement result shows a clear eye opening at 12.5 Gbps with a 250 mV swing for the NOR gate. Using these results, we designed a 2-bit ADC with only 13 active devices which is minimum up to now to implement 2-bit ADC. The HSPICE simulation result shows the proper operation of the designed ADC at a 10 GHz sampling frequency. This work was financially supported by the National program for Tera Level Nano Devices of the Minister of Science and Technology as one of the 21st Century Frontier Program. The authors would like to thank T. Kim and Professor K. Yang of KAIST for their assistance in measuring the fabricated circuits. 
